HEER HOME | SEARCH HEER | SHOP | WEB ACCOUNT | CONTACT HEER



Membership Publica	Attons/Services Standards Conferences Careers/Jobs IEEE Xpfore® I Million Documents I Million Users
Help FAQ Terms IEE	E Peer Review Quick Links » Se
Welcome to IEEE Xplore*	
O- Home O- What Can I Access? O- Log-out	Your search matched 165 of 1128145 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance Descending order.
Endissol Contents - Journals & Magazines	Refine This Search: You may refine your search by editing the current search expression or enterinew one in the text box. sample <and>hold<and>capacitor Search </and></and>
O- Conference Proceedings	Check to search within this result set
O- Standards Securit O- By Author	Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard = Your access to full-text
O- Basic O- Advanced O- GrossRef	1 A CMOS Miller hold capacitance sample-and-hold circuit to reduce chesharing effect and clock feedthrough Weize Xu; Friedman, E.G.;
Megalica Scauces O- Join (EEE	ASIC/SOC Conference, 2002. 15th Annual IEEE International, 25-28 Sept. 20 Pages:92 - 96
O- Establish IEEE Web Account	[Abstract] [PDF Full-Text (359 KB)] IEEE CNF
O- Access the IEEE Member Digital Library	2 Stray-insensitive sample-delay-hold buffers for high-frequency switched-capacitor filters Rijns, J.J.F.; Wallinga, H.; Circuits and Systems, 1991., IEEE International Sympoisum on , 11-14 June 1
O- Access the IEEE Enterprise File Cabinet	Pages:1665 - 1668 vol.3 [Abstract] [PDF Full-Text (320 KB)] IEEE CNF
A Print Format	3 Switched-capacitor interpolators without the input sample-and-hold filtering effect Seng Pan, U.; Martins, R.P.; Franca, J.E.; Electronics Letters, Volume: 32, Issue: 10, 9 May 1996 Pages:879 - 881
	[Abstract] [PDF Full-Text (312 KB)] IEE JNL
	4 Stray-insensitive switched-capacitor sample-delay-hold buffers for the frequency applications

Electronics Letters , Volume: 27 , Issue: 8 , 11 April 1991 Pages: 639 - 640

Rijns, J.J.F.; Wallinga, H.;

[Abstract] [PDF Full-Text (148 KB)] IEE JNL

5 Stray-free second-order circuit for correction of sample-and-hold amplitude distortion in switched-capacitor filters

Sharma, S.D.; Taylor, J.T.; Haigh, D.G.;

Electronics Letters, Volume: 24, Issue: 16, 4 Aug. 1988

Pages:1007 - 1008

[Abstract] [PDF Full-Text (164 KB)] IEE JNL

6 A switched capacitors track&hold circuit for subsampling application

Vasseaux, T.; Huyart, B.; Loumeau, P.; Benzerti, W.;

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conferon, 14-16 Dec. 1998

Pages:215 - 218

[Abstract] [PDF Full-Text (272 KB)] IEEE CNF

7 A MOS switched-capacitor instrumentation amplifier

Yen, R.C.; Gray, P.R.;

Solid-State Circuits, IEEE Journal of , Volume: 17 , Issue: 6 , Dec 1982

Pages: 1008 - 1013

[Abstract] [PDF Full-Text (944 KB)] IEEE JNL

8 Improved switched-capacitor interpolators with reduced sample-anihold effects

Seng-Pan U; Martins, R.P.; Franca, J.E.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactic [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], Volu 47, Issue: 8, Aug. 2000

Pages:665 - 684

[Abstract] [PDF Full-Text (764 KB)] IEEE JNL

9 Effects of the sampling pulse width on the frequency characteristics sample-and-hold circuit

Itakura, T.;

Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G-Circuits, Devices and Systems], Volume: 141, Issue: 4, Aug. 1994
Pages: 328 - 336

[Abstract] [PDF Full-Text (448 KB)] IEE JNL

10 The dielectric relaxation in capacitors and dielectric material and it effect on VCOs

Kuenen, J.C.; Meijer, G.C.M.;

Instrumentation and Measurement Technology Conference, 1994. IMTC/94. Conference Proceedings. 10th Anniversary. Advanced Technologies in I & M., IEEE, 10-12 May 1994

Pages:443 - 446 vol.2

[Abstract] [PDF Full-Text (356 KB)] IEEE CNF

11 A switched-capacitor interface for differential capacitance transduc Ogawa, S.; Oisugi, Y.; Mochizuki, K.; Watanabe, K.;

Instrumentation and Measurement, IEEE Transactions on , Volume: 50 , Issue

5, Oct. 2001

Pages:1296 - 1301

[Abstract] [PDF Full-Text (142 KB)] IEEE JNL

12 A 900-MHz RF front-end with integrated discrete-time filtering

Shen, D.H.; Chien-Meen Hwang; Lusignan, B.B.; Wooley, B.A.;

Solid-State Circuits, IEEE Journal of , Volume: 31 , Issue: 12 , Dec. 1996

Pages:1945 - 1954

[Abstract] [PDF Full-Text (1044 KB)] IEEE JNL

13 A single-power-supply 10-b video BiCMOS sample-and-hold IC

Tsugaru, K.; Sugimoto, Y.; Noda, M.; Ito, T.; Suwa, Y.;

Solid-State Circuits, IEEE Journal of , Volume: 25 , Issue: 3 , Jun 1990

Pages:653 - 659

[Abstract] [PDF Full-Text (500 KB)] IEEE JNL

14 A 12-bit, 1-MHz, two-step flash ADC

Kerth, D.A.; Sooch, N.S.; Swanson, E.J.;

Solid-State Circuits, IEEE Journal of , Volume: 24 , Issue: 2 , April 1989

Pages: 250 - 255

[Abstract] [PDF Full-Text (452 KB)] IEEE JNL

15 Development of a switched capacitor based multi-channel transient waveform recording integrated circuit

Kleinfelder, S.A.;

Nuclear Science, IEEE Transactions on , Volume: 35 , Issue: 1 , Feb 1988

Pages:151 - 154

[Abstract] [PDF Full-Text (500 KB)] IEEE JNL

1 2 3 4 5 6 7 8 9 10 11 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help. | FAQ Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library C The Guide

+sample +hold +capacitor



THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used sample hold capacitor

Found 143 of 150.885

Sort results by

Display

results

6-

relevance

expanded form

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 143

window

Result page: 1 2 3 4 5 6 7 8 next

Relevance scale 🔲 📟 📟

1 A capacitor-based D/A converter with continuous time output for low-power applications

Lapoe Lynn, Paul Ferguson

August 1997 Proceedings of the 1997 international symposium on Low power electronics and design

Full text available: pdf(533.42 KB) Additional Information: full citation

Leakage current cancellation technique for low power switched-capacitor circuits Louis S. Y. Wong, Shohan Hossain, Andre Walker




August 2001 Proceedings of the 2001 international symposium on Low power electronics and design

Full text available: pdf(443.09 KB) Additional Information: full citation, references, citings, index terms

Keywords: amplifier, analog, leakage current, low power, sample and hold, switchedcapacitor circuit

Behavioral simulation for noise in mixed-mode sampled-data systems



November 1992 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(514.16 KB) Additional Information: full citation, references, citings, index terms

High speed converters, amplifiers, and low power analog circuits: A low-power design methodology for high-resolution pipelined analog-to-digital converters Reza Lotfi, Mohammad Taherzadeh-Sani, M. Yaser Azizi, Omid Shoaei August 2003 Proceedings of the 2003 international symposium on Low power electronics and design

Full text available: pdf(269,36 KB) Additional Information: full citation, abstract, references, index terms


In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total static power consumption and the total input-referred noise of the converter as functions of the capacitor values and the resolutions of the converter stages, a simple optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a specified noise requirement is satisfied. To determine the bias curren ...

Keywords: low-power design, operational amplifiers, pipelined analog-to-digital converters

5 Simulation methods for RF integrated circuits

Ken Kundert

November 1997 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design



Full text available: pdf(97.56 KB) Additional Information: full citation, abstract, references, citings, index

The principles employed in the development of modern RF simulators are introduced and the various techniques currently in use, or expected to be in use in the next few years, are surveyed. Frequency and time domain techniques are presented and contrasted, as are steady state and envelope techniques and large and small signal techniques.

Keywords: RF integrated circuits, envelope techniques, integrated circuit modelling, modern RF simulators, simulation methods, small signal techniques, state techniques, time domain techniques

Micro power "relative precision" 13 bits cyclic RSD A/D converter

A. Heubi, P. Balsiger, F. Pellandini

August 1996 Proceedings of the 1996 international symposium on Low power electronics and design

Full text available: pdf(93.99 KB)

Additional Information: full citation, references, citings, index terms

A prototype framework for knowledge-based analog circuit synthesis R. Harjani, R. A. Rutenbar, L. R. Carley

June 1988 Papers on Twenty-five years of electronic design automation

Full text available: pdf(1.06 MB)

Additional Information: full citation, references, index terms

A prototype framework for knowledge-based analog circuit synthesis R. Harjani, R. A. Rutenbar, L. R. Carley

October 1987 Proceedings of the 24th ACM/IEEE conference on Design automation

Full text available: modf(1.07 MB)

Additional Information: full citation, abstract, references, citings, index terms

An organization for a knowledge-based analog circuit synthesis tool is described. Analog circuit topologies are represented as a hierarchy of functional blocks; a planning mechanism is introduced to translate performance specifications between levels in this circuit hierarchy. A prototype implementation, OASYS, synthesizes sized transistor schematics for simple CMOS operational amplifiers from performance specifications and process parameters, and demonstrates the workability of the approac ...

A Forth-based hybrid neuron for neural nets



Paul Frender March 1991 Proceedings of the second and third annual workshops on Forth



Full text available: pdf(463.78 KB) Additional Information: full citation, references, citings, index terms

10 Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters Reza Lotfi, Mohammad Taherzadeh-Sani, M. Yaser Azizi, Omid Shoaei November 2003 Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design



Full text available: pdf(161.60 KB) Additional Information: full citation, abstract, index terms

In this paper a general method to design a pipelined ADC withminimum power consumption is presented. By expressing the totalpower consumption and the total input-referred noise of theconverter as functions of the capacitor values and the resolutions of the converter stages, an optimization algorithm is employed tocalculate the optimum values of these parameters, which lead tominimum power consumption while a specific noise requirement issatisfied. To determine the bias current values of operation ...

11 Behavioral synthesis of analog systems using two-layered design space exploration Alex Doboli, Adrian Nunez-Aldana, Nagu Dhanwada, Sree Ganesan, Ranga Vemuri June 1999 Proceedings of the 36th ACM/IEEE conference on Design automation



Full text available: pdf(165.35 KB) Additional Information: full citation, references, citings, index terms

12 Analog design space exploration: Architectural selection of A/D converters Martin Vogels, Georges Gielen




June 2003 Proceedings of the 40th conference on Design automation

Full text available: pdf(139.39 KB) Additional Information: full citation, abstract, references, index terms

A method for the architectural selection of analog to digital (A/D) converters based on a generic figure of merit is described. First a figure of merit for the power consumption is introduced. This figure of merit includes both target specifications and technology data and has five generic parameters. The values of these generic parameters can be estimated by analyzing the different converter structures or by means of a fitting procedure using data from published designs. It is shown that the ge ...

Keywords: A/D conversion, power estimation

13 VLSI circuits: 40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications



Full text available: pdf(252.55 KB) Additional Information: full citation, abstract, references, index terms

April 2003 Proceedings of the 13th ACM Great Lakes symposium on VLSI

An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell component, a sense amplifier, and two circular shift registers for implementing refresh and read-write pointers. The sense amplifier uses bit-line decoupling to improve readout performance. Our particular application requires the storage of 800 samples of a received ultrasound signal that pass through 48 channels consisting of ...

Keywords: CMOS, DRAM, FIFO, embedded memory, ultrasound

¹⁴ An arbitrary chaos generator core curcuit using PWM/PPM signals Kenichi Murakoshi, Takashi Morie, Makoto Nagata, Atsushi Iwata January 2000 Proceedings of the 2000 conference on Asia South Pacific design automation Full text available: pdf(144.45 KB) Additional Information: full citation, references 15 Analog design: A 0.8 µm CMOS switched-capacitor video filter Antonio Petraglia, Jorge Morales Cañive, Mariane Rembold Petraglia September 2004 Proceedings of the 17th symposium on Integrated circuits and system design Full text available: pdf(370.63 KB) Additional Information: full citation, abstract, references, index terms The very low sensitivity properties of switched-capacitor filtering structures implemented as a parallel connection of two allpass sections has already been demonstrated theoretically and verified by computer simulation. This paper describes the design of a fifth-order lowpass elliptic filter using this technique, to satisfy specifications commonly used in video frequency applications. Operating with a sampling frequency of 16 MHz, the IC prototype was implemented in a standard double-poly CMOS ... **Keywords:** allpass circuits, analog integrated circuits, filters, switched-capacitor filters, testina 16 Design and implementation of a field programmable analogue array Adrian Bratt, Ian Macbeth February 1996 Proceedings of the 1996 ACM fourth international symposium on Fieldprogrammable gate arrays Full text available: pdf(139.04 KB) Additional Information: full citation, references, citings, index terms 17 Enhanced prediction of energy losses during adiabatic charging A. Schlaffer, J. A. Nossek August 1997 Proceedings of the 1997 international symposium on Low power electronics and design Full text available: nodf(370.56 KB) Additional Information: full citation, references 18 Challenges in integrated CMOS transceivers for short distance wireless Khurram Muhammad, Robert B. Straszewski, Poras T. Balsara March 2001 Proceedings of the 11th Great Lakes symposium on VLSI Full text available: pdf(797.97 KB) Additional Information: full citation, references, index terms 19 High-Level Synthesis of Analog Sensor Interface Front-Ends S. Donnay, G. Gielen, W. Sansen, W. Kruiskamp, D. Leenaerts, W. Van Bokhoven March 1997 Proceedings of the 1997 European conference on Design and Test Full text available: pdf(592.46 KB) Additional Information: full citation, abstract Publisher Site

In this paper we compare three different methodologies for analog high-level synthesis.

Two optimization-based methods-one with simulations in the loop, the other with equations-and a library-based approach are discussed and illustrated with experimental results. The comparison is made by means of a real life design example-a radiation detector interface ASIC-although the methodologies presented in this paper, are generally applicable.

Keywords: sensors, analog high-level synthesis, analog sensor interface front-ends, optimization-based methods, library-based approach, radiation detector interface ASIC

20 A 3-pin 1.5 V 550 mW 176 x 144 self-clocked CMOS active pixel image sensor Kwang-Bo Cho, Alexander Krymski, Eric Fossum August 2001 Proceedings of the 2001 international symposium on Low power



electronics and design Full text available: pdf(350.69 KB) Additional Information: full citation, references, index terms

Keywords: CMOS, active pixel sensor, image sensor, low-power, low-voltage, self-clocked

Results 1 - 20 of 143

Result page: 1 2 3 4 5 6 7 8

The ACM Portal is published by the Association for Computing Machinery. Copyright @ 2005 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobet QuickTime Windows Media Player

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
Li	24	"4970703"	USPAT	OR	OFF	2005/02/18 06:39
L2	5116	sample hold capacitor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	WITH	OFF	2005/02/18 06:57
L3	4985	((307/352,491,494,570,572,443, 353,257,321) or (328/151) or (327/91-96,336-337) or (341/122-125,155-161)).CCLS.	USPAT	OR	OFF	2005/02/18 06:58